AADL Inspector

AADL Inspector is a model processing framework for Critical Software Architecture Models. Based on the most recent version of the SAE-AS5506 (AADL) standard, it embeds a set of timing analysis, simulation and code generation tools. The tool also provides customizable input model converters for UML profiles or Domain Specific Modelling Languages.

Download the last version of the brochure, the features overview the user manual or ask for a free trial version of the product by sending an email to

The current version of AADL Inspector (v1.9) encompasses the following features:

  • AADL support
    • AADL Project browser
    • Syntactic analysis (aadlrev)
    • AADL v2.3 (AS-5506D)
    • AADL Behavior Annex v2.0 (AS-5506/2A Annex D)
    • AADL Error Model Annex v2.0 (AS-5506/1A Annex E)
    • AADL ARINC 653 Annex (AS-5506/1A Annex A)
    • AADL FACETM Annex (AS-5506/4 Annex F)
    • Converts older AADL models into v2.2 (with a few restrictions on property associations)
    • Import of AADL libraries from GitHub
  • Models import/export (powered by LAMP)
    • SysML v1 import
    • FACE 3.0 import
    • Capella Physical Architecture import
    • Generic XML/XMI/CSV import
    • HOOD/SIF export
  • AADL template models:
    • Multi tasks (Real-Time Scheduling)
    • Multi partitions (Time and Space Partitioning)
    • Multi processors (Network Communication)
    • Multi cores (Partitioned Scheduling)
    • LAMP annex (Custom Model Processing)
  • Static rules analysis plugins
    • Turnkey integration of OCARINA syntactic and semantic analysers
    • Customizable AADL rules checkers with LMP
    • Declarative model metrics
    • Root system inference
    • Automatic elaboration of the instance model
  • AADL reverse engineering
    • AADL instance model graphical editor
    • Round-trip engineering with Stood for AADL
  • Assurance cases online verification
    • Logical AADL Model Processing (LAMP) online prolog engine
    • Predefined libraries to access AADL model entities
    • LAMP Annexes in AADL packages (verification rules)
    • LAMP Annexes in AADL components (verification goals)
  • Timing analysis
    • Schedulability analysis
      • Turnkey integration of the CHEDDAR v3 analysis kernel
      • AADL to Cheddar model transformation
      • Enhanced output format for post-processing
      • VCD (Value Change Dump) file output of the scheduling static simulation
    • Dynamic simulation
      • Turnkey integration of the MARZHIN v2 Multi-Agents simulation engine, developed in collaboration with Virtualys.
      • Emulation of the AADL run-time (multi-core, multi-processor and multi-partition architectures)
      • Display of dynamic time-lines for Processors, Buses, Processes, Threads and Shared Data
      • Asynchronous user interaction: in and out events and data
      • Simulation scenarios (input ports) and probes (output ports)
      • VCD (Value Change Dump) file output of the simulation trace
    • Response time analysis
    • Scheduling Aware end to end Flow Latency Analysis (SAFLA)
  • Safety & Security analysis
    • Generation of Open PSA file from EMV2
    • Fault Tree Analysis with Arbre Analiste
    • Customizable security rules checker
  • Model Properties spreadsheet
    • Extracts main RT properties from all the Thread instances
    • Software to Hardware allocation
  • PDF documentation generator
  • Ada and C code generators (Ocarina)
  • Tool customization capabilities
    • "plug and check" analysis tools
    • Scripting language for plugins definition
    • Command line options

Last modified 12 months ago Last modified on 06/01/23 15:50:00

Attachments (9)

Note: See TracWiki for help on using the wiki.